


**Lecture 01**  
**Introduction to CSE 30321**

# Huh?

All of the following are magazines that are regularly delivered to the Niemier household.



# You can learn about good routes to run if you're visiting Chicago...

**WARMUPS**

**HUMAN RACE**

**ON THE ROAD**  
**Chicago**

**TOUR GUIDES**  
CAMERON STUBER OF THE UNIVERSAL SOLE TRACK CLUB AND JENNIFER LESLIE, LINCOLN PARK PACERS

- 1 Lake Michigan-Grant Park "L":** four-mile loop south along the shores of Lake Michigan, back through Grant Park
- 2 Lake Shore Path North:** about 10-K, out-and-back on the bike path on the east side of Lake Shore Drive
- 3 Lincoln Park:** most popular urban run; five-mile loop through dense woods, past assorted public sculpture; around a lagoon

**VISITOR KIT**  
Runners: Universal Sole Track Club ([universalsola.com](http://universalsola.com)); Lincoln Park Pacers ([lincolnparkpacers.com](http://lincolnparkpacers.com)); Chicago Frontrunners ([frfrichicago.org](http://frfrichicago.org)); Chicago Area Runners Association ([carrunners.org](http://carrunners.org)); Fleet Feet Sports ([fleetfeetchicago.com](http://fleetfeetchicago.com))  
Races: LaSalle Bank Chicago Marathon (October 10, [chicago-marathon.com](http://chicago-marathon.com)); Chicago Distance Classic (August 1, [chicagodistance-classic.com](http://chicagodistance-classic.com)); Park Forest Scenic 10 (September 6, [scenic10.com](http://scenic10.com))  
Places: Panera Bread (618 W. Diversey) and Goose Island Brew Pub (1800 N. Clybourn) are major refueling stops for Lincoln Park's running masses. Hook up with the Lincoln Pacers posse at Tie Me Up Noodles (434 W. Diversey) after their midweek run.

**Run 1 (4 Miles):** START/FINISH at the Art Institute of Chicago, heading south on Columbus Drive, east on Grant Park, and back to the Art Institute.

**Run 2 (6 Miles):** START/FINISH at Navy Pier, heading north on Lake Shore Drive, east on Grant Park, and back to Navy Pier.

**Run 3 (5 Miles):** START/FINISH at Lincoln Park, heading north on Lake Shore Drive, east on Grant Park, and back to Lincoln Park.

Additional notes on the map:  
 - "Before circling the Lincoln Park lagoon, run one mile north to Addison and look for a stylized totem pole before heading back."  
 - "Detour behind the Chicago Historical Association for a peek at one of Chicago's oldest public sculptures, a statue of Abraham Lincoln—widely regarded as the best likeness. The sculptor used a life mask of the 16th president."  
 - "When you reach the Shedd Aquarium, enjoy the best view of Chicago's dazzling, eclectic skyline, which includes the quarter-mile high Sears Tower."  
 - "Check out historic Soldier Field where 'Da Bears' play, then pause before the giant McCormick Place at your turnaround."

# You can learn about the best ice cream...

road test | ICE CREAM POPS

## joy sticks

Never send an adult to do a child's job. *Real Simple* gathered a group of junior gourmands, ages five through 12 (plus a handful of their parents), and asked them to rate ice cream pops on a scale of "gross" to "awesome." After the feeding frenzy, four frosty wonders remained. Here's what scored highest on the taste-o-meter.



### best take on a classic

**HÄAGEN-DAZS VANILLA & MILK CHOCOLATE BAR**  
Hailed by one tester for its "rich, thick, and buttery" filling, this winner got points for how the "nice, chunky chocolate coating cracked in my mouth and melted into the vanilla."  
**TO BUY:** \$4.20 for three 3.67-ounce bars.



### most decadent

**ESKIMO PIE VANILLA NESTLÉ CRUNCH BAR**  
"Crunchy and yumful" is how one grade-schooler rated this treat. "The thin coating gets me to the ice cream fast." Adults praised the pop's "pleasing but not too rich" interior.  
**TO BUY:** \$4 for six 3-ounce bars.



### best citrus blast

**POPSICLE CREAMSICLE**  
"Very refreshing," praised a panelist of this old-school icon. Said an eight-year-old: "Tastes like frozen orange juice, but smooth because of the vanilla ice cream."  
**TO BUY:** \$3.30 for 12 1.65-ounce bars in two flavors.



### most virtuous

**THE SKINNY COW MINI FUDGE BAR**  
From the intense flavor—"It tastes super chocolaty," raved an aficionado—you'd never guess this pop packs only 50 calories. "Icy and rich" was the general consensus.  
**TO BUY:** \$5 for 12 1.5-ounce bars.

### how to stop brain freeze

Talk about a buzz kill: You're enjoying a delicious Slurpee or margarita when you get a piercing headache. This probably happens when capillaries in the roof of your mouth become dilated from coming into contact with an icy substance, says Mark W. Green, M.D., director of headache medicine at the Columbia University College of Dental Medicine. A message is then sent to your brain, and in response blood vessels can swell, resulting in a brain freeze. The cure? Simply press your tongue to the roof of your mouth to warm it, or drink a glass of warm water.

 **Top scoops**  
For the best sorbets, go to [www.realsimple.com/sorbet](http://www.realsimple.com/sorbet).

# You can read about Pat Robertson and Al Sharpton advocating ways to reduce the effects of global climate change!



Rev. Al Sharpton and Rev. Pat Robertson, Virginia Beach, VA

It's American to disagree. It's also American to come together in the face of a challenge. And few challenges are as urgent as global climate change. Take one minute to join us at [wecansolveit.org](http://wecansolveit.org) and add your voice to millions of others. Together we can solve the climate crisis.

Join **w**e today.

# If you're in the market for a wide-body jet, Boeing has just the thing...




IT'S A BIG IDEA WHOSE TIME HAS COME. AGAIN.

**THE NEW 747-8 INTERCONTINENTAL.**

It couldn't have happened at a better time. A new 747. Redesigned with the extraordinarily fuel-efficient GE<sup>®</sup> engines and a new standard of comfort from nose to tail. A cleaner, quieter, more efficient 747. It's a big idea that's ready to put a big smile on the face of passengers and airlines alike.

 **BOEING**


# And if you're looking to buy a computer, Intel suggests their dual core Centrino chip...



I'm like a double shot of espresso for your computer.

**HAFNIUM-INFUSED INTEL® CENTRINO® PROCESSOR TECHNOLOGY.**  
It's helping set new benchmarks for next-generation notebook performance and amazing battery life. Find out more about the power of hafnium at [intel.com/go/centrino](http://intel.com/go/centrino)

**GREAT COMPUTING STARTS WITH INTEL INSIDE.**



©2008 Intel Corporation. All rights reserved. Intel, the Intel logo, Centrino, and Centrino Inside are trademarks of Intel Corporation in the U.S. and other countries.

As you might guess, this brings us to CSE 30321...


In this ad, you're essentially looking at a picture of one of Intel's computer architectures...

... and computer architecture is what this class is about.

# So, what are the goals of this course?

- At the end of the semester, you should be able to...
  - ...describe the fundamental components required in a single core of a modern microprocessor
    - (Also, explain how they interact with each other, with main memory, and with external storage media...)

Example




How do  
on-chip memory,  
processor logic,  
main memory,  
disk  
interact?

2.0 GB

\$200.00

Apple Memory Module 2GB  
667MHz DDR2 (PC2-5300)  
2x1GB SO-DIMMs  
Estimated Ship: Within 24  
hours  
**Free Shipping**



750GB SATA Hard Disk  
Drive Kit for...  
Ships: Within 24hrs  
**Free Shipping**



★★★★★

\$299.00



# So, what are the goals of this course?

- At the end of the semester, you should be able to...
  - ...compare and contrast different computer architectures to determine which one performs better...

**Example**



Processor	AMD Athlon™
Model	3200+
OPN Tray	ADA3200AEP5AR
OPN PIB	ADA3200BOX
Operating Mode 32 Bit	Yes
Operating Mode 64 Bit	Yes
Revision	CC
Core Speed (MHz)	2000
Voltages	1.50V
Max Temps (C)	70
Wattage	89 W
L1 Cache Size (KB)	128
L1 Cache Count	1
L2 Cache Size (KB)	1024
L2 Cache Count	1



## Intel® Pentium® Dual-Core processor

The Intel® Pentium® dual-core processor delivers great performance, low power enhancements, and multitasking for everyday computing.

[» Learn more](#)

Processor Number <sup>1</sup>	Architecture	Cache	Clock Speed	Front Side Bus	Dual-core	Enhanced Intel SpeedStep® Technology <sup>2</sup>	Execute Disable Bit <sup>3</sup>	Intel® 64 <sup>4</sup>
E2220	65 nm	1MB L2	2.40 GHz	800 MHz	✓	✓	✓	✓
E2200	65 nm	1MB L2	2.20 GHz	800 MHz	✓	✓	✓	✓
E2180	65 nm	1MB L2	2.00 GHz	800 MHz	✓	✓	✓	✓
E2160	65 nm	1MB L2	1.80 GHz	800 MHz	✓	✓	✓	✓
E2140	65 nm	1MB L2	1.60 GHz	800 MHz	✓	✓	✓	✓
T2330	65 nm	1MB L2	1.60 GHz	533 MHz	✓	✓	✓	✓
T2310	65 nm	1MB L2	1.46 GHz	533 MHz	✓	✓	✓	✓
T2130	65 nm	1MB L2	1.86 GHz	533 MHz	✓	✓	✓	
T2080	65 nm	1MB L2	1.73 GHz	533 MHz	✓	✓	✓	
T2060	65 nm	1MB L2	1.60 GHz	533 MHz	✓	✓	✓	
T2370	65 nm	1MB L2	1.73 GHz	533 MHz	✓	✓	✓	✓

**If you want to do X, which processor is best?**

# So, what are the goals of this course?

- At the end of the semester, you should be able to...
  - ...design a processor architecture to meet a specific performance target...

## Example

Find by Feature	
Processor	AMD Athlon™ X2 Dual-Core
Model Number	6400+
Frequency (MHz)	3200
L2 Cache Size (KB)	1024
Socket	AM2
Stepping	F3
Manufacturing Tech (CMOS)	90nm SOI
Wattage (W)	125 W
System Bus (MHz)	2000
AMD Business Class	No

Find by Feature	
Processor	AMD Athlon™ X2 Dual-Core
Model Number	5600+
Frequency (MHz)	2900
L2 Cache Size (KB)	512
Socket	AM2
Stepping	G2
Manufacturing Tech (CMOS)	65nm SOI
Wattage (W)	65 W
System Bus (MHz)	2000
AMD Business Class	No

You might choose to add more or less on-chip memory...

# So, what are the goals of this course?

- At the end of the semester, you should be able to...
  - ...understand how code written in a high-level language (e.g. C) is eventually executed on-chip...

## Example

### In C:

```
void insertionSort(int numbers[], int array_size)
{
    int i, j, index;
    for (i=1; i < array_size; i++)
    {
        index = numbers[i];
        j = i;
        while ((j > 0) && (numbers[j-1] > index))
        {
            numbers[j] = numbers[j-1];
            j = j - 1;
        }
        numbers[j] = index;
    }
}
```

### In Java:

```
public static void insertionSort(int[] list, int length) {
    int firstOutOfOrder, location, temp;

    for(firstOutOfOrder = 1; firstOutOfOrder < length; firstOutOfOrder++) {
        if(list[firstOutOfOrder] < list[firstOutOfOrder - 1]) {
            temp = list[firstOutOfOrder];
            location = firstOutOfOrder;

            do {
                list[location] = list[location-1];
                location--;
            }
            while (location > 0 && list[location-1] > temp);

            list[location] = temp;
        }
    }
}
```

**Both programs could be run on the same processor... how does this happen?**

# A tangent...



- We'll talk about 2 more course goals in a little bit, but right now, I'd like to ask the class a few questions...
  - **Question 1:**
    - How many people are EE, CPEG, CS, other?
  - **Question 2:**
    - By major, does anyone have any definitive thoughts about what they want to do after graduation?
  - **Question 3:**
    - Preface: last slide talked about SW...
    - How many people are more interested in the SW side of CSE than the HW side of CSE?
  - **Question 4:**
    - How many people view CSE 30321 as more a “HW course”
    - How many people think other more “SW oriented” courses are more relevant for their major?

# Let's digress...

- I asked the questions on the last slide not just to gauge interest, but to bring up an important point...
  - For last 20 years, if interested in SW, computer architecture was probably *not* the most important class for you.
- But...changes in technology are having a profound impact on conventional/established computer architectures
  - We're presently at the very beginning of this storm...
- We'll need significant engagement from programmers to continue the processor performance scaling trends of the last 40 years...
  - ... this will impact your career...

# A little history... Zuse's paradigm

- Konrad Zuse (1938) Z3 machine
  - Use binary numbers to encode information
  - Represent binary digits as on/off state of a current switch



The flow through one switch turns another on or off.

Exponential down-scaling




Electromechanical relay




Vacuum tubes



Solid-state transistors



CMOS IC



Result: exponential transistor density increase...

# A little history... programs

- **Stored program model has been around for a long time...**

First Draft of a Report  
on the EDVAC


by  
John von Neumann

Contract No. W-670-ORD-4926

Between the  
United States Army Ordnance Department  
and the  
University of Pennsylvania


Moore School of Electrical Engineering  
University of Pennsylvania

June 30, 1945




# Transistors used to manipulate/store 1s & 0s

## Switch-level representation



## Cross-sectional view



Using above diagrams as context, note that (with NMOS) if we  
 (i) apply a suitable voltage to the gate & (ii) then apply a  
 suitable voltage between source and drain, current will flow.



# Moore's Law

- “Cramming more components onto integrated circuits.”

- G.E. Moore, Electronics 1965

- **Observation: DRAM transistor density doubles annually**

- **Became known as “Moore’s Law”**

- **Actually, a bit off:**

- Density doubles every 18 months
- (in 1965 they only had 4 data points!)

- **Corollaries:**

- **Cost per transistor halves annually (18 months)**

- **Power per transistor decreases with scaling**




- **Speed increases with scaling**

- **Reliability increases with scaling**

- Of course, it depends on how small you try to make things
  - » (i.e. no exponential lasts forever)

**Remember these!**

# Moore's Law



# Moore's Law

- **Moore's Curve is a self-fulfilling prophecy**
  - **2X every 2 years means ~3% per month**
    - I.e.  $((1 \times 1.03) * 1.03) * 1.03 \dots 24 \text{ times} = \sim 2$
  - **Can use 3% per month to judge performance features**
  - **If feature adds 9 months to schedule...it should add at least 30% to performance**
    - $(1.03^9 = 1.30 \Rightarrow 30\%)$

# A bit on device performance...

- One way to think about switching time:
  - Charge is carried by electrons
  - Carrier velocity is proportional to the lateral E-field between source and drain
    - i.e.  $v = mE$ 
      - $m =$  carrier mobility (and can be thought of as a constant)
  - Electric field defined as:  $E = V_{ds}/L$
  - Time for charge to cross channel = length/speed
    - (i.e. meters / (meters/s) = seconds)
    - $= L/v$
    - $= L/(mE)$
    - $= L/(m*(V_{ds}/L))$
    - $= L^2/(mV_{ds})$

Thus, to make a device faster, we want to either increase  $V_{ds}$  or decrease feature sizes (i.e.  $L$ )



# Some more important relationships

- **What about power?**
  - **First, need to quickly discuss equation for capacitance:**
    - $C_L = (e_{ox}WL)/d$ 
      - $e_{ox}$  = dielectric,  $WL$  = parallel plate area,  $d$  = distance between gate and substrate
  - **Then, dynamic power becomes:**
    - $P_{dyn} = C_L V_{dd}^2 f_{0-1}$ 
      - Dynamic power is a function of the frequency of 0 to 1 or 1 to 0 transitions (as this involves the movement of charge)
        - » Note frequency in this context is NOT clock frequency
      - Note that as  $W$  and  $L$  scale,  $C_L$  decreases which in turn will cause a decrease in  $P_{dyn}$ .
      - Note that while an increase in  $V_{dd}$  will \*decrease\* switching time, it will also cause a quadratic \*increase\* in dynamic power.

# Interconnect plays a role too...

## Interconnect Power Dissipation

- Power dissipation is arguably the most critical problem in high-performance chip design
- Over last two decades microprocessor power dissipation grows exponentially and primary contribution from **interconnects**



Interconnect responsible for 50% of dynamic power dissipation  
[Magen et al., 2004]




COLUMBIA  
UNIVERSITY

# A funny thing happened on the way to 45 nm

•Speed increases with scaling...

Remember these!




**2005 projection was for 5.2 GHz - and we didn't make it in production. Further, we're still stuck at 3+ GHz in production.**

# A funny thing happened on the way to 45 nm

• Power decreases with scaling...

Remember these!





# A funny thing happened on the way to 45 nm

• Power decreases with scaling...

**Remember these!**

**This is not the trend that you want to see:**

**Decreasing Supply Voltage, Increasing Power**





YEAR	2004	2007	2010	2013	2016
TECHNOLOGY	90 nm	65 nm	45 nm	32 nm	22 nm
CHIP SIZE	550 mm <sup>2</sup>	550 mm <sup>2</sup>	550 mm <sup>2</sup>	550 mm <sup>2</sup>	550 mm <sup>2</sup>
NUMBER OF TRANSISTORS (LOGIC)	553 M	1 Billion	2 Billion	4.5 Billion	8.5 Billion
DRAM CAPACITY	1.0 Gbits	2.0 Gbits	4.3 Gbits	8.5 Gbits	35 Gbits
MAXIMUM CLOCK FREQUENCY	4.1 GHz	9.3 GHz	15 GHz	23 GHz	40 GHz
<b>MINIMUM SUPPLY VOLTAGE</b>	<b>0.9 V</b>	<b>0.8 V</b>	<b>0.7 V</b>	<b>0.6 V</b>	<b>0.5 V</b>
<b>MAXIMUM POWER DISSIPATION</b>	<b>150 W</b>	<b>190 W</b>	<b>200 W</b>	<b>200 W</b>	<b>200 W</b>
MAXIMUM NUMBER OF I/O PINS	3000	4000	4000	5300	7000

# A funny thing happened on the way to 45 nm

- Speed increases with scaling...
- Power decreases with scaling...

Remember these!



## Why the clock flattening? POWER!!!!



# A funny thing happened on the way to 45 nm

•Reliability increases with scaling... Remember these!

One quick example:




# A funny thing happened on the way to 45 nm


• Power decreases with scaling...

Remember these!

At such small dimensions, quantum mechanical effects take over and devices no longer turn off well.



# Transistors used for memory too...



Saw earlier, that transistors used for *on chip* memory too...

Problem: Program, data = bigger + power problem isn't going away...



- **Why? Put faster memory closer to processing logic...**
  - **SRAM (logic): density +25%, speed +20%**
  - **DRAM (memory): density +60%, speed +4%**
  - **Disk (magnetic): density +25%, speed +4%**
  - **Network interface: 10 Mb/s  $\Rightarrow$  100 Mb/s  $\Rightarrow$  1 Gb/s**

# Solution?

## High art meets high-tech.

Lincoln's latest project, titled "CUBE," is a 10' x 10' translucent structure outfitted with video cameras, uniquely combining sculpture, portraiture and architecture. With **Intel® Centrino® processor technology** inside, a notebook becomes many other things as well — portable studio, canvas, inspiration tool.

### Top 5 Must-Haves

#### POWERFUL PROCESSOR

**A portrait of performance.** "My generative portraits are demanding on the processors in my laptop, as they continuously manipulate video," says Lincoln. Thankfully, the **dual-core performance** of Intel Centrino processor technology can handle intensive tasks with flying colors.

#### DIZZYING TRANSFER SPEEDS

**Art (at 30 frames per second).** Data transferring up to 20% faster<sup>1</sup> allows Lincoln to store footage from 24 video cameras with lightning speed

#### HIGH-SPEED WIRELESS

**Always Connected.** With up to **twice the range** and **5x the speed** when connected to a Wireless N home network,<sup>2</sup> Lincoln can download music or shop for art books anywhere, anytime.

#### ENHANCED VIDEO

**High-def (redefined).** Lincoln can view his generative portraits with "gallery-like" clarity, thanks to **stunning multimedia performance**, for a super-enhanced high-def video experience.

#### IMPROVED BATTERY LIFE

**The power of art.** Lincoln's infinitely reconfiguring images are ultimately presented on a plasma screen powered by his computer — so wasting power is not an option. Thanks to **Intel's exclusive power-saving features**, he conserves energy by using it only when he needs it.

## Deeper. Richer. Faster.

Log on to [drivenbywhatsinside.com](http://drivenbywhatsinside.com) for access to exclusive multimedia content to keep you up-to-date on the latest tech trends — faster. To take advantage of this high-tech, multimedia material, make sure your computer has **Intel Centrino processor technology**.



©2008 Intel Corporation. All rights reserved. Intel, the Intel logo, Centrino, and Centrino Inside are trademarks of Intel Corporation in the U.S. and other countries. <sup>1</sup>20% faster data transfer rate than previous-generation Intel Centrino processors. <sup>2</sup>Up to 2x greater range and up to 5x better performance and improved battery with optional Intel® Next-Gen Wireless N technology enables 2x3 Draft N implementations with 2 spatial streams. Actual results may vary based on your specific hardware, connection rate, conditions and software configurations. See <http://www.intel.com/performance/mobile/wireless/index.htm> for more information. Check with your PC and access point manufacturer for details.

## Motivation:

**Processor complexity is good enough, transistor sizes scale, we can slow processors down, manage power, and get performance from...**

## Parallelism

### Top 5 Must-Haves


#### POWERFUL PROCESSOR

**A portrait of performance.** "My generative portraits are demanding on the processors in my laptop, as they continuously manipulate video," says Lincoln. Thankfully, the **dual-core performance** of Intel Centrino processor technology can handle intensive tasks with flying colors.


#### DIZZYING TRANSFER SPEEDS

# This idea has been extended...

Quad core chips...



7, 8, and 9 core chips...



When will  
it stop?



Practical problems  
must be addressed!



# So, what are the goals of this course?

- At the end of the semester, you should be able to...
  - ...explain and articulate why modern microprocessors now have more than 1 core...
- Why?
  - For 8, 16 core chips to be practical, we have to be able to *use them*
    - Students in this class should go on to play a role in making such chips useful...



# So, what are the goals of this course?

- **At the end of the semester, you should be able to...**
  - **Apply fundamental knowledge about single core machines, dual core machines, performance metrics, etc. to design a microprocessor such that it (a) meets a target set of performance goals and (b) is realistically implementable.**

**A few notes about Lecture 02  
(guest lecture)  
(print out notes)**

**Now, let's look at the syllabus**